
A tutorial on Formal Verification from the lens of a Functional Verification (SystemVerilog/UVM) expert. This article explains what Formal Verification is, common terminology used in Formal, such as, Formal Core and Cone of Influence. It also explains when Formal Verification should be used and how to become an expert in it.
No discussion yet. Be the first to share your thoughts!